Abstract: This paper presents a new three-phase five-level inverter for direct torque control (DTC) drives application. The advantages of the inverter are reduced output harmonics, switching losses and number of power switches. The multilevel PWM modulation method as well as output voltage analysis based on symmetrical sampling are presented. The proposed inverter is compared with the conventional inverter in terms of its current's total harmonics distortion (THD 
Introduction
In variable speed drives application today, DTC has emerged as the best and most promising solution to achieve high dynamic drive performance. However, with the conventional three-level inverter and hysteresis approach, the torque and flux ripples as well as the current harmonics are still high and therefore requiring output filter [1] . One solution is to use pulse-width modulation (PWM) or space vector modulation (SVM). Another solution is to use multilevel inverter, as more voltage vectors are available for selection enable lower voltage switching or dv/dt's [2] . Besides motor drives, multilevel inverters have found many successful industrial applications ranging from medium to high power levels such as in power conditioning devices, power distribution and generation [3, 4] . This paper presents a new configuration of multilevel inverter for DTC-based motor drives.
The proposed multilevel inverter topology
The proposed inverter in Fig. 1 is developed from the five-level H-bridge topology [5] where one arm of the H-bridge is connected to the motor terminal and the other to the neural point N . This topology has an additional bidirectional power switch connected between the first arm and the midpoint of the capacitor, allowing the inverter to produce five output levels (
There are 3 types of bidirectional power switches, in which one of them is shown in Fig. 1 . The other two comprise both 2 IGBTs with diodes, one has common emitter-emitter configuration [4] and the other has common emitter-collector configuration [6] . But, their use would increase control complexity as they require two gate drives. In comparison with other five-level topologies such as cascaded H-bridge (CHB) and neutral point clamped (NPC)/H-bridge, the proposed topology has relatively less three power switches per phase [4] . Connection to the capacitor midpoint may unbalance the capacitor's voltage. Here, the capacitor's voltage is fixed with two rectifiers, one rectifier for each capacitor. For better regulation of dc-link voltage and to cancel lower order input current harmonics, use of a multi-pulse rectifier and phase shifting transformer is recommended. 
Multilevel PWM modulation and output voltage analysis
Modulation index, m a of the proposed multilevel inverter is defined as
where V ref is the amplitude of the reference voltage and V c is the amplitude of the carrier signal. The PWM signal is generated by comparing one symmetrical triangular carrier with two voltage references [7] . Here, symmetrical sampling based PWM modulation is implemented. Fig. 2 (a) shows PWM signal generation of Phase A. The switching patterns for all switches are represented by logical operators, Eq. (2) - (6) . From these equations, it is noted that S4 and S5 operate at fundamental frequency whereby the rest of switches operate very close to the switching frequency. The truth table for the inverter is given by Table I . The PWM signals for Phase B and C are also generated using the same technique, with their references are shifted by 120 0 and 240 0 respectively. 
The inverter's output phase voltage can be represented using Fourier series expansion as
In case of the output voltage is quarter-wave symmetrical and odd function characteristics as in Fig. 2 (b) , Eq. (7) can be reduced to
where, b n can be represented as below for N (odd or even) number of switching angles, α i per quarter period [8] .
where ρ i is ρ i = 1, α i for rising edge −1, α i for falling edge (10) Fig. 2 (c) shows a pulse generation where the pulse's width is equal to 2δ as a result of symmetrical sampled modulation. The carrier's period is defined as 2π/p where p is the frequency modulation ratio given by p = f s /f 1 . f s is the carrier frequency and f 1 is the fundamental frequency.
Principles of DTC drives
Since its first introduction by Takahashi in 1986 [9] , many researches on DTC drives have been carried out mainly to improve its control algorithm, solving several related issues and implementation in various inverters. In fact, nowadays DTC has becomes the state-of-the-art in motor control. Its advantages are faster torque response compared with that of PWM current control and less dependence on parameters, in which depending only on the stator resistance. It is also inherently sensorless where encoder is not required to run the motor as long as the initial rotor position is known. DTC drives employing PMSM can increase up to 30% more energy efficiency than the conventional induction motor, providing the best solution to industrial motor drives. The basic idea of DTC is to select the appropriate voltage vector based on the difference between the reference and the estimated torque and flux linkage. Fig. 1 shows the scheme implemented, selected from several DTC control schemes. The scheme uses three PI controllers for controlling the speed, torque and flux. The stator flux, λ and developed torque, T of the motor are estimated by the following equations
where v α , v β and i α , i β are the stator voltages and currents in the stationary reference frame (αβ). R is the stator resistance and P is the number of pole pairs. The reference torque is generated based on the difference between the reference and the actual speed of the motor via PI controller whereas the reference flux is set to the nominal motor flux linkage. These two references are compared with the estimated stator flux and torque obtained using Eq. (13) and Eq. (14), and the errors are fed to two other PI controllers. Outputs of the controllers are reference voltages in rotor reference frame (dq) and converted into stator reference frame (abc) using rotor angle, θ for PWM signal generation. Implementation of DTC drives involves several issues. For instance, any dc offset occurs in the sensed stator currents will cause error in the stator flux estimation due to discrete integration procedure as well as stator resistance changes with variations in temperature. Several solutions to these problems are available and shall be considered in order to ensure continuous and reliable DTC drives operation [10] . 
Experimental results and discussion
The proposed multilevel inverter was tested on a 1 kW 4-pole Baldor PMSM, BSM80C-2150. DTC algorithm and multilevel switching control were implemented using a digital signal processor (DSP) TMS320F2812. The DSP was chosen for its high-speed computation, suitable for complex algorithm motor control. The output current harmonics was observed on a Fluke 43B Power Quality Analyzer. The inverter's H-bridge part was built with 4 IGBTs, whereby the bidirectional switch from an IGBT with 4 power diodes.
The capacitors, C 1 and C 2 were each 3400 μF. The inverter was supplied with dc link voltage, V dc of 150 V. For PWM signal generation, the reference voltages were compared with the 1.5 kHz symmetrical triangular carrier. With multilevel output, low switching frequency is supported with comparable output quality, thus minimizes the switching losses. Sampling periods for DTC control loop and speed control loop were set to 50 μs and 0.5 ms respectively. The motor was run at 1000 rpm half rated speed and loaded with 2.4 Nm rated torque. Fig. 3 (a) and 3 (b) show the three-phase voltages and currents. Fig. 3 (c) and 3 (d) show five-level output waveforms with 3.8% current THD, which is very much lower than that of conventional three-level inverter with three phase H-bridge configuration having 6.1% THD as shown in Fig. 3 (e) and 3 (f). As can be seen, with multilevel output the current ripple has reduced. The inverter's functionality in running PMSM with DTC was verified by the speed reversal test results shown in Fig. 3 (g) and 3 (h). The figures show the dynamic changes in the motor speed, torque, flux, and the inverter's phase voltage and current during step changes in the speed reference. The torque and flux ripples are very low as a result of low current harmonics. The motor completes speed reversal in 300 ms where the flux magnitude changing is about 0.1 Wb in the transient. Fig. 3 (h) shows the developed torque during transient to be higher than rated torque, as the controller was designed to operate at 5 A rated peak current to achieve the desired speed faster.
Conclusion
In this paper, multilevel inverter based on single phase five-level topology for DTC drive is presented. The proposed inverter has reduced output harmonics, switching losses as well as power switches. The multilevel PWM signal was generated by comparing dual reference voltages and a symmetrical triangular carrier. The proposed inverter was compared with the conventional three-level inverter in terms of its output current THD, which was found to be much lower. The experimental results obtained show smooth changes in the motor speed, developed torque, stator flux, current and voltage, therefore verified its DTC-drive functionality.
